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Abstract—A nonlinear, dynamic empirical model, based on a
Volterra-like approach, was previously proposed by the authors
for the time-oriented characterization of sample/hold (S/H) and
analog-to-digital conversion (ADC) devices. In this paper, the ex-
perimental procedure for model parameter measurement is pre-
sented, as well as techniques devoted to the implementation of the
model in the framework of the main commercial CAD tools for cir-
cuit analysis and design. Examples of simulations, performed both
in the time and frequency domain on the model obtained for a com-
mercial device, are proposed, which show the model’s capability
of pointing out the dynamic nonlinear effects in the S/H-ADC re-
sponse.
Index Terms—Analog-to-digital conversion (ADC) modeling,
ADC converter, nonlinear dynamic model, nonlinear dynamic
system, sample-hold (S/H), Volterra series.
I. INTRODUCTION
THE Volterra series behavioral approach has been largelyapplied in recent years for the empirical “black-box” mod-
eling of nonlinear dynamic systems. Typical examples are asso-
ciated with the characterization of transformers, electromechan-
ical transducers, weakly nonlinear electronic and communica-
tion subsystems, as well as applications in the field of hydrology,
physiology, and plasma physics. Several important contribu-
tions to the identification of general-purpose techniques for the
practical measurement of Volterra kernels can be found in liter-
ature [1]–[4]. However, when the nonlinear effects in the system
behavior become relevant, the number of kernels, which must be
taken into account in the truncation of the Volterra series in order
to achieve a good accuracy of the model, quickly increases. In
such conditions, model extraction from experimental data could
be unreliable or even impossible, due to the complexity of the
experimental procedures and mathematical methods involved in
higher order kernel measurement. In addition, even when the
dynamic system is characterized by weak nonlinearities (i.e.,
the series can be truncated to the third or fourth-order contri-
bution), these approaches allow the estimation of kernels only
over a reduced grid of points in the multidimensional frequency
domain, making use to this aim of complex input test signals
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and/or high-order statistics. Finally, kernel measurement tech-
niques are often based on recursive algorithms, whose results
can strongly suffer from relevant errors due to experimental data
uncertainty propagation.
In order to overcome such limitations, the authors previously
proposed a “modified” Volterra series [5] which, besides
preserving the same generality and theoretical validity of
the classical approach,1 can be practically applied also in
presence of strong nonlinearities (if mild hypotheses on the
duration of system memory time are satisfied) or, when the
nonlinear effects are weak, associated with a simple experi-
mental procedure based on conventional measurements and
reliable algorithms. Sample/hold (S/H) and analog-to-digital
conversion (ADC) device modeling represents an interesting
application of the modified series, which allows characteri-
zation of not only static, but also dynamic nonlinearities. In
the past, the authors proposed a nonlinear dynamic S/H-ADC
model which described the input/output device behavior in the
frequency-domain [6]. More recently, a time domain-oriented
model has been identified [7]. Its analytical formulation allows
the measurement of S/H-ADC model parameters directly in the
time-domain, leading to an improvement in model predictive
capabilities of system dynamic behavior.
In this paper, details about the experimental procedure for
model parameter measurement will be presented. Moreover, it
will be shown that the proposed model can be easily imple-
mented in the framework of main commercial CAD tools for
circuit analysis and design, by means of standard components
available at the user-interface level, without the need for ap-
proximations or high-level additional packages. Examples of
the techniques exploited for model implementation purposes,
as well as analysis results carried out both in time and fre-
quency-domain, which point out model prediction capabilities
will complete the discussion.
II. DISCRETE TIME CONVOLUTION S/H-ADC MODEL
A previously proposed [6] convenient functional description
for the S/H-ADC input/output relationship is shown in Fig. 1;
1It is easy to show that the modified kernels of any order can be expressed
directly starting from the conventional ones (see [5] for details).
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Fig. 1. S/H-ADC functional description previously proposed for the
characterization of nonlinear dynamics.
the actual device with input is modeled as an ideal com-
ponent sampling and converting to digital the signal gen-
erated at the output of a nonlinear dynamic system controlled
by , which takes into account all of the nonidealities (both
static and dynamic) of the S/H-ADC. The nonlinear dynamic
system is then further represented as the cascade of two sub-
blocks (Fig. 2). The first element of the cascade is a purely linear
system, which describes the memory effects introduced by the
input signal conditioning circuits (amplifiers, filters, etc.) and
the sample-hold process. It can be identified by the conventional
convolution integral of its pulse response, without any assump-
tion on the memory time duration (i.e., the width of the inte-
gration interval). Clearly, a one-dimensional transfer function
, corresponding to the time-domain pulse response, can
be used to describe the linear block as well.
The second block in the cascade, controlled by the linear
transformation result and providing the ideal device input
signal , is a nonlinear system with a memory time which
can be considered not only finite, but also “short” if compared
to the typical minimum period of the input signal . This hy-
pothesis is justified by the nature of the dynamic nonlinearities,
which can be considered related only to the active electron de-
vices, usually characterized by fast dynamics. Under such con-
ditions, the modified Volterra series approach can be applied
to the second block of the cascade, taking into account only
the zero-order and first-order terms of the series expansion and
without introducing relevant truncation errors [5]. The two con-





The zero-order term is an algebraic function with re-
spect to , which coincides with the dc characteristic of
the S/H-ADC device.2 In Fig. 2, this contribution to is rep-
resented as the output of a nonlinear, memoryless subsystem
(dotted line). Parameters can be analytically derived from
2It is always possible to superimpose, without any loss of generality, the value
H(0) = 1 to the linear block transfer function.
conventional Volterra kernels of corresponding order by means
of the relation
(4)
As far as the series first-order term is concerned, it
represents a purely dynamic contribution, where is
the first-order modified kernel, nonlinearly controlled by the
signal . It can be shown that also can be expressed with
respect to conventional Volterra kernels. By discretizing the
nonlinear memory interval [ ] into the sequence
of ( ) elementary subintervals of equal width
( ), the purely dynamic, purely
nonlinear response in Fig. 2 can be written as
(5)
where each term in (2) has been expanded into
a homogeneous polynomial series truncated to the Nth-order,
being the coefficients of the th expansion.
The functional description represented in Fig. 2, derived from
model analytical formulation, shows the clear separation be-
tween “sources” of dynamic linear and, respectively, memory-
less and purely dynamic nonlinear effects. This feature of the
S/H-ADC model allows to separately measure the parameters
which characterize each block, by means of quasiindependent
steps performed using conventional instrumentation. Moreover,
the analytic description of the three subsystems is suitable for a
direct implementation in the framework of all those CAD tools
which make available simple user-defined devices, preserving
the accuracy of model predictive capabilities.
III. MODEL EXPERIMENTAL CHARACTERIZATION
The nonlinear dynamic S/H-ADC model described by the be-
havioral equations (1) and (5) was identified in a previous work
[7] for a SPICE-based digital acquisition device, by means of
input/output data obtained through time-domain simulations.
In the present paper, the experimental procedure which was
followed in order to characterize the model parameters for a
commercial successive approximation 12-bit digital acquisition
board is described. The 250-kS/s S/H-ADC device under test
(DUT) was connected to the PCI interface of a PC station and
directly controlled by means of National Instruments LabVIEW
package. Since the nonlinear block of Fig. 2 with output
is purely dynamic, and it is always possible to impose, without
any loss of generality, H(0) 1 to the transfer function of the
linear subsystem, the memoryless nonlinear block is character-
ized by a response which coincides, at static operating
conditions, with the dc characteristic of the DUT. Thus, conven-
tional dc measurements, performed over the device operating re-
gion [ 5 V, 5 V], allowed to identify the function [i.e., offset
and coefficients , up to the fifth-order, of its polynomial
expansion (1)].
As far as the characterization of the purely linear network is
concerned, it can be shown [6] that at zero-bias, small-signal
operation the nonlinear dynamic block is characterized by a
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Fig. 2. S/H-ADC representation deriving from the proposed model analytical formulation.
response 0. A 80-MHz function generator, synthe-
sizing a low-amplitude zero-offset sinusoidal signal, was then
used as an input source for the DUT. Since the first derivative
with respect to 0 can be computed for function ,
starting from data obtained in the previous experimental step,
the transfer function was characterized, at different fre-
quency values , by exploiting the expression
(6)
where is the discrete transform of deduced by means
of the samples acquired by the DUT. is instead the com-
plex representation of the sinusoidal input signal, which was ac-
curately characterized by a reference 5-MS/s digital acquisition
board (REF in the following) sampling the same signal
applied to the input of the DUT device. The REF device was
chosen in order to guarantee better overall performances than
the DUT in terms of accuracy, analog bandwidth and linearity.
Function was measured through this procedure not only
in the small-signal bandwidth of DUT declared by the manufac-
turer, but also at higher frequencies (up to 1 MHz), where the
linear dynamics of the device introduce a relevant attenuation.
In order to measure parameters in (5), which characterize
the purely dynamic nonlinear contribution to the output
of DUT device, a third experimental step was followed. A set of
large-amplitude (0.5 V) sinusoidal test signals , for dif-
ferent equally-spaced bias values in the interval [ 4V, 4 V] and
at different frequencies (from 1 kHz up to 1 MHz) were syn-
thesized by the waveform generator and applied to the input of
both DUT and REF devices, through a suitable splitting access
network. The two signal paths were accurately characterized in
order to measure the time delay suffered from the wave prop-
agation along one path with respect to the other; sample time in-
stants, corresponding to data at the output of REF device, were
shifted by this delay to guarantee a ideally identical signal trans-
mission toward the input of the two acquisition boards. In addi-
tion, DUT and REF were connected through a timing bus, con-
trolled by a trigger generator, in order to synchronize the time
axes of both S/H-ADC devices.
By sampling each input signal in time instants ,
an over-determined system of linear equations in the
unknowns was obtained from
(5) and (3) ( 3; 20 ns):
(7)
Samples were available directly at the output of the
DUT device. Delayed signal samples were in-
stead computed from the input Fourier transform (de-
rived through empirical data acquired by the REF device) by
applying to it the linear transformation
(8)
Analogously, the discrete function was inverted
in order to obtain the samples at the output of the linear
block, allowing to separate the nonlinear dynamic contribution
from the static response samples . Thus, model pa-
rameters can be identified by means of well-known methods
for the least-square solution of a linear system of equations. This
represents an important feature of the proposed approach, since
other nonlinear optimization algorithms, devoted to the fitting of
empirical data, usually suffer from convergence problems due to
the presence of local minima in the behavior of goal functions.
IV. MODEL IMPLEMENTATION
The S/H-ADC model analytical formulation described by (1),
(3), and (5) allows to easily implement the characterized de-
vice in the framework of most common CAD packages for cir-
cuit analysis and design by means of standard user-interface
tools without the need for any additional approximation or low-
level code programming. In the following, practical examples
showing the schematic components to be used and the tech-
niques suggested in order to import model parameters are de-
scribed for both Agilent-ADS and Orcad-PSPICE simulators.
The purely linear network, which represents the first element
in the cascade of Fig. 2, was characterized by measuring values
of its transfer function on a set of points in the frequency-
domain. Since the ADS package allows the definition of linear
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Fig. 3. Magnitude and phase of the linear network transfer function, obtained
by an ac simulation in ADS environment.
blocks, based on “look-up” tables of data in the frequency-do-
main (in TOUCHSTONE format, for example), the implemen-
tation of the linear subsystem in this simulator is immediate. In
the case of SPICE, instead, a linear block can be defined, in the
frequency-domain, only by providing a polynomial expansion
of its transfer function in the form ; coefficients
in this expression can be obtained by means of a preliminary
elaboration of the empirical data (a general-purpose mathemat-
ical tool like MATLAB can be used to this aim). Fig. 3 shows
magnitude and phase of function , obtained by performing
an ADS ac analysis on the implemented linear block.
The nonlinear blocks of Fig. 2 can be suitably implemented
in a ADS schematic by means of a standard tool available at
the user-interface level. More precisely, the M-port symboli-
cally defined device (SDD) is particularly useful to the aim of
implementing equation-based nonlinear blocks. In Fig. 4, a sim-
plified representation of a two-port SDD is shown: current in-
stantaneous values ( ) at the ports of the device can be ex-
pressed as nonlinear functions of the applied voltages ( ).
Designer can choose to provide functions ( ) in an analyt-
ical explicit form or just refer to an array of samples (stored into
look-up tables), defined on a grid of points in their domain; the
environment, in the latter case, automatically performs the cor-
rect run-time interpolation during the analysis, according to the
preferred method (piecewise linear, cubic, splines, etc.). Before
each current value is evaluated, the device allows a further elab-
oration by applying to the spectrum of a weighting func-
tion defined in the frequency-domain. This powerful fea-
ture allows to synthesize delayed, integral or derivative signals.
A two-port SDD can be then used to implement the nonlinear
memoryless block of Fig. 2; the signal is applied to port
#1, while a current is imposed at port #2. If the
Fig. 4. Schematic representation of a two-port symbolically defined device,
available in the ADS CAD tool.
device is loaded on a 1- resistor, the expression for voltage
at port #2 is . The polynomial expansion (1) for
can be directly inserted in the SDD programming card. An
(M 2)-port SDD [where ] can be exploited
instead in order to implement the purely dynamic nonlinear sub-
system with response . In fact, by applying signal
to port #(M 1) (input port) and loading each of first M ports
(auxiliary ports) on a 1- resistor, shifted signals
( ) can be obtained by imposing a current
at the -th auxiliary port and weighting the
spectrum of by means of the function
(9)
Finally, signal can be synthesized at port #(M 2)
(SDD output port) by loading it on a 1- resistor and imposing
a current value which matches expression (5), where
each value is substituted by the voltage at the ap-
propriate auxiliary port. Model parameter can be directly
inserted in the expression of the current at output port or re-
ferred as elements of a file-based array. In Fig. 5, the actual
implementation of both nonlinear blocks is shown, in the case
of 6. Suitable current probes can be inserted at
the output of each subsystem in order to carry out contributions
and , respectively. Model overall output signal
can be read directly as the voltage on the 1- resistor.
As far as the case of SPICE simulator is concerned, the
nonlinear memoryless block can be easily imported into the
environment by means of a nonlinear two-port symbolical
device, available as a standard tool, which allows the designer to
impose its input/output relationship in the algebraic analytical
form . Some problems arise when considering the
purely dynamic nonlinear subsystem; in fact, the anticipative
(5) cannot be directly implemented in the schematic interface,
due to the nature of SPICE time analysis numerical algorithms,
which allow to compute signal values at the generic discrete
instant by means of operators with respect to only previously
evaluated samples at “past” instants ( ). In order
to overcome such a limitation, the overall time axis of the
analysis can be shifted in the “future” by an offset
[i.e., the nonlinear anticipative memory time which appears
in (2)]. By means of this strategy, a cascade of ideal
transmission lines, each characterized by a propagation delay
, can be used to synthesize signals . If is the
new analysis time axis, the instantaneous value at the output
of the linear block becomes and each p-indexed
signal in (5) coincides with . Once signals
are obtained at the output of the transmission
lines, an array of two-input symbolic devices (similar to
that used for the static characteristic) can be suitably defined
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Fig. 5. Actual implementation of S/H-ADC model nonlinear blocks in the framework of ADS CAD package (P = P = 3; N = 5).
Fig. 6. ADS analysis performed on the modeled device. Above: output
response (solid line) with a 50-kHz sinusoidal input (dashed). Below: purely
dynamic nonlinear contribution y (t) to the output (time unit: 1e-6 s).
and a summation node introduced to obtain a signal which
matches expression (5). The result of the time analysis must
be obviously depurated from the same offset ,
in order to return to the analytical time axis .
Fig. 7. Spectral components of S/H-ADC device response with input signal
shown in Fig. 6 (ADS harmonic-balance analysis).
V. EXPERIMENTAL RESULTS
The proposed S/H-ADC model, experimentally character-
ized for the 250-kS/s digital acquisition board, has been fully
implemented in both ADS and SPICE CAD tools, following
the procedures described in the previous section. In order to
point out model capabilities of characterizing not only static,
but also purely dynamic nonlinearities in the device behavior,
results of significant analyzes are presented, both in frequency
and time-domain. Fig. 6 shows the device response when
sampling a 50-kHz, 4-V amplitude sinusoidal input signal
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Fig. 8. Purely dynamic nonlinear contribution y (t) to the modeled device response, when a bipolar square waveform is applied at the input (SPICE time
analysis).
Fig. 9. Comparison between output superior-order harmonics (up to fifth-order) introduced respectively by static and purely dynamic nonlinear effects, as
frequency f increases at S/H-ADC input (ADS analysis).
(dashed line in the figure, ADS simulation). The response
suffers from a time delay of approximately 0.8 s, due to the
presence of linear memory effects introduced by the input
signal conditioning circuits and the sample-hold process.
The linear network in the model functional description takes
into account these phenomena. In the same figure, the purely
dynamic, nonlinear contribution is shown, which is
not negligible at these values of frequency and input signal
amplitude and would not be estimated by means of a conven-
tional, static characteristic-based model. In Fig. 7, the spectral
components of response are shown. More complicated
input signals can be considered in order to point out the
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effects of nonlinear dynamics on the S/H-ADC response. In
Fig. 8, the contribution to the output of the modeled
device is shown, obtained through a SPICE time analysis for a
bipolar 4-V peak-to-peak square waveform at the input, with
a transition time of 10 s and a period of 300 s. Relevant
contributions to the response are present in correspondence of
transitions of the sampled input, which are exclusively related
to device nonlinear dynamics.
S/H-ADC nonlinear effects, due to respectively static and
purely dynamic nonlinearities, are compared in Fig. 9. The spec-
tral components of and that contribute to the
overall output distortion are shown for a 4-V amplitude, zero-dc
sinusoidal input whose frequency has been swept from 1 Hz
up to 1 MHz. Purely dynamic nonlinear effects, negligible at
low frequencies, become even more important than those intro-
duced by the static characteristic, around the value 10 kHz.
VI. CONCLUSION
A previously proposed nonlinear dynamic model for the char-
acterization of S/H-ADC devices was experimentally identified
for a commercial digital acquisition board.
Details about procedures followed in order to measure model
parameters were presented. Unlike other behavioral models,
based on classical Volterra nonlinear system representation,
the characterization of the proposed model does not introduce
the need for the generation of complex input test signals or
the use of high-order statistics. This is due to the convergence
properties of the modified Volterra series from which the
model derives. In fact, in the presence of nonlinear memory
effects in the device, which are “short” with respect to the
typical minimum period of the input signal, only the first-order
kernel is needed in the modified series expansion even for
large-amplitude input signals, with a strong simplification of
techniques devoted to model parameter practical measurement.
Solutions for model implementation in the framework of
commercial CAD tools for circuit analysis were shown, as well.
Analysis results, performed both in the time and frequency
domain by means of Agilent-ADS and Orcad-SPICE packages,
were provided, which point out the model capabilities of
predicting the effects of purely dynamic nonlinearities on
the device response, which can become important already
at moderate frequencies. This is an important feature of the
proposed approach with respect to other static character-
istic-based conventional models, which are not suitable for the
characterization of this kind of ADC device nonidealities.
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